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Abstract 
This paper presents a voltage threshold-based self-bias and can be used for integrated CMOS current 
source structure. When the power supply voltage change from 3V to 6.5V, the current source can output 
20 current constant currently and enable control terminal also be added that can effectively control the 
circuit open or closed. After pre - simulation achieve the desired effect we designed and verified the lay-
out, then extracted the parasitic parameters and used it with the HSPICE software finish the layout simu-
lation. The circuit can be good for the other sub-circuit modules to provide a stable DC bias, so that they 
can work in a suitable quiescent point. 
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1 The designed current source circuit and device parameters 
1.1 The design principle of this current source 
Desired reference current or voltage, are all with the power supply and temperature independent. In 
many applications of analog integrated circuits, are required to have a module that can provide a steady 
current and voltage[1]. 
If turn the voltage on the source device into the current, and try to use the current to provide the ini-
tial current through the device, then we can get all kinds of purposes, independent of voltage or current. 
The technology is called reference, also known as the bootstrap benchmark[2]. Figure 1.1 shows an in-
stance of the use of MOS to achieve this technology[3]. 
M3 and M4 make the current I1 and I2 equal. I1 flow through M1 generates a voltage Vgs1, and I2 
flow through R generated I2R. Because these two voltages are linked, so when the circuit is stable, a bal-
ance point will be determined. Figure 1.2 illustrates the method for determining the equilibrium point. In 
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the curve, I1 and I2 are seen as a function of V. The intersection of these curves is defined as the equilib-
rium point, with Q to represent. Describe the equilibrium equation is: 
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Figure 1.1 Independence and the supply voltage current source design            Figure 1.2 determine the balance 
Because I1=I2=IQ, we can solve for (¬ignored): 
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First of all, I1 and I2 don’t change with the Vdd, so the sensitivity of IQ to Vdd approaches to zero. Then 
through M5 or M6 copies M4 and M1, we can get the mirror of reference current. 
Unfortunately, there are two intersection points in the curve in Figure 1.2: One at Q, and the other one 
at the origin. This means that the circuit may be stable at any one of the two equilibrium points. In order 
to avoid the circuit chooses the wrong balance point, we must design a start circuit. Start circuit as shown 
in Figure 1.3. 
 
 
 
 
 
 
 
 
 
 
Figure 1.3 the start circuit of current source                          Figure 1.4 the optimized start-up circuit 
Figure within the dashed box is the start circuit. If the circuit has chosen the wrong balance point, I1and 
I2 are all equal to 0. However, M7 will provide start-up current for M1, making the circuit moved to the 
balance point Q that we want. Along with the circuit’s operation point close to the Q, the voltage of M7’s 
source electrode increases, so the current of M7 decreases. The most left of the circuit is a MOSFET that 
connected as an active resistor and a resistor in the form of partial voltage, which provides the gate of M7 
with bias voltage. In analog design of CMOS integrated circuits, we should try to avoid the emergence of 
resistor, because a poly resistor’s area is very large in layout. Sometimes a passive resistor can also be 
replaced by an active resistor[4]. 
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The optimized circuit is presented in Figure 1.4. In the figure,M8ǃM9ǃM10ǃM11 four MOSFET are 
connected in the form of diode separately, and used as active resistor to connect in series to separate volt-
age, then provide the gate of M7 with bias voltage and let the launch MOS M7 empty the launch current 
into M1[5], so the circuit transfers from the undesired balance point to the desired balance point Q. On the 
basis of the start circuit, this paper designed an enable-control circuit, through an enable terminal EN to 
control the circuit work or not. 
1.2 The design parameters of the current source circuit 
This design is based on CSMC 0.5um 6S05DPTM process, and using TT (typical typical) process cor-
ners for circuit simulation. By looking up h05mixddst02v231.lib model library files, we can get the fol-
lowing parameters (TT process corner model) that may be used for manual calculation in Table 1.1. 
Table1.1 parameters 
Device type Minimum channel 
length(m) 
Minimum channel 
width(m) 
Model 
class 
Thickness of Gate 
Oxide(m) 
Threshold vol-
tage(V) 
Mobility 
coefficient 
NMOS 0.5E-6 0.5E-6 49 1.28E-8+toxn 0.7016+vth0n 4.04257E-2 
PMOS 0.55E-6 0.6E-6 49 1.24E-8+toxp -0.9508+vth0p 0.02195 
This design set bias current at 20 uA. According to the simulation model, M1’s threshold is about 0.8 V, 
to ensure the M1 working in saturated zone, need about 200 mV, overdrive voltage. So the voltage be-
tween M1’s gate and source is about 1V. 
R1’s resistance is : | K
A
V
I
U 50
20m
1R1 ,  
When calculate the wide long ratio of M1, according to figure 1.2 , 
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We select gate’s length L=2 um, so W = 10 um. The next selection:  
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Other MOS tube as long as realizing the function of digital circuit, so we can choose their wide long 
ratio uniformly 2
1
W
L
 , all of the devices’ parameters are as the table 1.2 follows: 
Table 1.2 devices’ parameters list 
Device 
Number 
Device 
type 
Channel length 
L˄um˅ 
Channel width 
W˄um˅ 
Device 
Number 
Device 
type 
Channel length 
L˄um˅ 
Channel width 
W˄um˅ 
M1 NMOS 10 2 M10 PMOS 2 10 
M2 NMOS 10 2 M11 PMOS 2 10 
M3 PMOS 10 2 M12 PMOS 2 1 
M4 PMOS 10 2 M13 PMOS 2 1 
M5 PMOS 10 2 M14 NMOS 2 1 
M6 NMOS 10 2 M15 NMOS 2 1 
M7 NMOS 2 1 M16 NMOS 2 1 
M8 NMOS 2 1 M17 NMOS 2 1 
M9 NMOS 2 1 R1 Resister 50 K:  
2 The spice simulation of current source circuit 
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This paper focuses on the current source’s output current value, stability, temperature coefficient and 
enable pin’s control function EN four parameters to simulate, the simulation tool is HSPICE software. 
2.1 Current source output current simulation 
In this design, during simulation, the debugging of resistance continuously until set it at 54.5K , the 
current source output current reached 20 uA that we stated .therefore, we modify resistance value to 54.5K. 
Simulation waveform is shown in Figure 2.1. 
 
 
 
 
 
 
 
 
 
Figure 2.1 the current source output current simulation wavform             Figure 2.2 voltage source fluctuation simulation waveform 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 2.3 the current source                          Figure 2.4 the simulation waveform and  
output value stability simulation waveform                                  calculation of voltage source temperature coefficient 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
  
Figure 2.5 current source enable pin EN’s simulation waveform                       Figure 3.1 the layout design of current 
We can see from the graph, this circuit realized our pre-set functions: When the power supply voltage, 
current source than 3 V can output constant current basic stability, current value in the 20 uA . 
2.2 Current source stability simulation 
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     In order to simulate the influence of power supply fluctuation on current source output current value, 
we can use triangle wave to simulate power fluctuation .We set the power supply voltage value at 4.75 V, 
and the amplitude of fluctuation interference is 0.75 V, waveform is in Figure 2.2. 
    From the current source waveform in Figure 2.3 we can see, when the power supply voltage fluctuation 
range from 4 V to 5.5 V, amplitude of fluctation is 15.79%, the current source output current value fluctu-
ate range for19.88 uA  ~ 20.04 uA , fluctuant range is very small, the change is only 0.16 uA , fluctuant 
amplitude is only 0.4%. 
2.3 Current source temperature coefficient simulation 
Take dc scanning on temperature, scanning range is 30 ć ~ 85 ć, step length is 1 ć, simulation 
waveform as shown in Figure 2.4: 
According to the graph of the coordinates, we can compute the draw: 

2.4 Current source enable pin EN’s function simulation 
    The current source has enable pin EN that can control the whole circuit work or not. When EN con-
nects with the power, circuit regular work; When EN connects with low potential, the entire circuit shut-
off. The waveform that when circuit normal working we have seen several in the above simulated wave-
form, next let’s see when EN connects with low potential, circuit’s work situation. 
We set circuit connection is as follows: EN grounding, input voltage Vdd scans from 0 to 6.5 V, the cir-
cuit waveform is shown in Figure 2.5. From the simulation waveform, we can see: when Vdd scans from 0 
to 6.5 V, the entire circuit only output a small current at the fA level, 1f = 10-15 , the output current is very 
small, namely the whole circuit is in closed state, EN control terminals effective control the whole circuit.
3 Current source layout design and validation 
This paper adopts CSMC 0.5ȝm CMOS DPTM process rules for the current source circuit layout de-
sign and validation[6-7]ˈthe layout is shown in Figure 3.1. 
4 Current source layout simulations 
Using the parasitic parameters extracted from the layout of current source to take layout simulation, 
mainly includes the output current value[8] , the current source stability and temperature coefficient three 
basic parameters, comparing with the layout simulation results, each simulation waveform contrast is 
from Figure 4.1 to Figure 4.2. 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 4.1 current value waveform                                            Figure 4.2 current source stability waveform 
comparison between former simulation and layout simulation           comparison between former simulation and layout simulation 
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5 Current source layout simulation data analysis 
5.1 Current source output current layout simulation data analysis 
It can be seen from the figure 4.1, among pre-simulation and layout simulation data, the current source 
output current no apparent change, two curves is almost coincident, both two current value can stabilize at 
20 uA, therefore the parasitic parameters of layout influences current source’s output current value very 
little. 
5.2 Current source layout simulation data analysis of stability 
It can be seen from figure 4.2,when power supply voltage fluctuates from 4 V to 5.5 V and the fluctua-
tion range is 15.79%,the current source output current value fluctuates from 20.08 uA to 20.24 uA ,the 
change is 0.16 uA,and the fluctuation range is 0.4% .And in the pre-simulation data shown in figure 2.2, 
the current source output current value fluctuates from 20.08 uA to 20.24 uA ,the change is 0.16 uA,and 
the fluctuation range also is 0.4% . Therefore, we can conclude that the effect of layout parasitic parame-
ters on the stability of the current source is very small. 
5.3 Current source layout simulation data analysis of temperature coefficient 
According to layout simulation data, we can calculate the simulation temperature coefficient of current 
source: 
 
While in 2.4 section, we have calculated the pre-simulation temperature coefficient of current source is 
503ppm. From the two data contrast, we can see that the current source temperature coefficient changes 
largely in layout simulation. Therefore, we can draw the conclusion that the parasitic parameters of layout 
have a big effect on current source temperature drift. 
Conclusion: 
    According to the pre-simulation waveform of current source designed by this paper, when the power 
supply  voltage change from 0 to 6.5 V and the power voltage bigger than 3 V,the current source can out-
put 20 uA current constantly; when power supply voltage fluctuates from 4 V to 5.5 V and the fluctuation 
range is 15.79%, the current source output current value fluctuates from20.8 uA  to20.24 uA , the fluctua-
tion range is only 0.4% ; the pre-simulation temperature coefficient of current source is 503 ppm; the en-
able pin can effectively control the circuit open or closed. After extract the parasitic parameters of layout 
take layout simulation, and do a detailed comparison between pre-simulation data and layout simulation 
data, the results showed that besides the temperature coefficient change a lot, the three other indicators of 
layout simulation are basically same with pre-simulation data, the parasitic parameters of layout influence 
the function of circuit little, and the layout this paper designed is perfect. If you want to reduce the tem-
perature coefficient of current source simulation, need to adjust the layout, optimize the layout distribu-
tion and cuts down the resistance and capacitance that mismatched and parasitic. 
    This paper adopts the standard CMOS technology, therefore, the design of current source unit can be 
used as a module appeared in a complete chip design to provide static dc bias for other circuit module, 
and make them work in the appropriate dc operating point to ensure the whole chip can work normally. 
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